



# RK3568\_ABCDE (Power&Gnd)




Title		
Size	Number	Revision
A4		
Date:	8/12/2024	Sheet of
File:	E:\2024-8-9 RK3568 开发板\01 RK3568 Power&GND.SchDoc	

# RK3568\_F (DDR PHY)

U100F

	DDR4	LPDDR4	DDR3	LPDDR3
LPDDR4_DQ0_A <<	DDR_DQ0_A	DDR4_DQ0_A / LPDDR4_DQ0_A	DDR3_DQ0	LPDDR3_DQ15
LPDDR4_DQ1_A <<	DDR_DQ1_A	DDR4_DQ1_A / LPDDR4_DQ1_A	DDR3_DQ1	LPDDR3_DQ14
LPDDR4_DQ2_A <<	DDR_DQ2_A	DDR4_DQ2_A / LPDDR4_DQ2_A	DDR3_DQ2	LPDDR3_DQ13
LPDDR4_DQ3_A <<	DDR_DQ3_A	DDR4_DQ3_A / LPDDR4_DQ3_A	DDR3_DQ3	LPDDR3_DQ12
LPDDR4_DQ4_A <<	DDR_DQ4_A	DDR4_DQ4_A / LPDDR4_DQ4_A	DDR3_DQ4	LPDDR3_DQ11
LPDDR4_DQ5_A <<	DDR_DQ5_A	DDR4_DQ5_A / LPDDR4_DQ5_A	DDR3_DQ5	LPDDR3_DQ10
LPDDR4_DQ6_A <<	DDR_DQ6_A	DDR4_DQ6_A / LPDDR4_DQ6_A	DDR3_DQ6	LPDDR3_DQ9
LPDDR4_DQ7_A <<	DDR_DQ7_A	DDR4_DQ7_A / LPDDR4_DQ7_A	DDR3_DQ7	LPDDR3_DQ8
LPDDR4_DM0_A <<	DDR_DM0_A	DDR4_DM0_A / LPDDR4_DM0_A	DDR3_DM0	LPDDR3_DM1
LPDDR4_DQS0P_A <<	DDR_DQS0P_A	DDR4_DQS0P_A / LPDDR4_DQS0P_A	DDR3_DQS0P	LPDDR3_DQS1P
LPDDR4_DQS0N_A <<	DDR_DQS0N_A	DDR4_DQS0N_A / LPDDR4_DQS0N_A	DDR3_DQS0N	LPDDR3_DQS1N
LPDDR4_DQ8_A <<	DDR_DQ8_A	DDR4_DQ8_A / LPDDR4_DQ8_A	DDR3_DQ8	LPDDR3_DQ25
LPDDR4_DQ9_A <<	DDR_DQ9_A	DDR4_DQ9_A / LPDDR4_DQ9_A	DDR3_DQ9	LPDDR3_DQ24
LPDDR4_DQ10_A <<	DDR_DQ10_A	DDR4_DQ10_A / LPDDR4_DQ10_A	DDR3_DQ10	LPDDR3_DQ23
LPDDR4_DQ11_A <<	DDR_DQ11_A	DDR4_DQ11_A / LPDDR4_DQ11_A	DDR3_DQ11	LPDDR3_DQ22
LPDDR4_DQ12_A <<	DDR_DQ12_A	DDR4_DQ12_A / LPDDR4_DQ12_A	DDR3_DQ12	LPDDR3_DQ21
LPDDR4_DQ13_A <<	DDR_DQ13_A	DDR4_DQ13_A / LPDDR4_DQ13_A	DDR3_DQ13	LPDDR3_DQ20
LPDDR4_DQ14_A <<	DDR_DQ14_A	DDR4_DQ14_A / LPDDR4_DQ14_A	DDR3_DQ14	LPDDR3_DQ19
LPDDR4_DQ15_A <<	DDR_DQ15_A	DDR4_DQ15_A / LPDDR4_DQ15_A	DDR3_DQ15	LPDDR3_DQ18
LPDDR4_DM1_A <<	DDR_DM1_A	DDR4_DM1_A / LPDDR4_DM1_A	DDR3_DM1	LPDDR3_DM3
LPDDR4_DQS1P_A <<	DDR_DQS1P_A	DDR4_DQS1P_A / LPDDR4_DQS1P_A	DDR3_DQS1P	LPDDR3_DQS3P
LPDDR4_DQS1N_A <<	DDR_DQS1N_A	DDR4_DQS1N_A / LPDDR4_DQS1N_A	DDR3_DQS1N	LPDDR3_DQS3N
LPDDR4_DQ0_B <<	DDR_DQ0_B	DDR4_DQ0_B / LPDDR4_DQ0_B	DDR3_DQ16	LPDDR3_DQ1
LPDDR4_DQ1_B <<	DDR_DQ1_B	DDR4_DQ1_B / LPDDR4_DQ1_B	DDR3_DQ17	LPDDR3_DQ2
LPDDR4_DQ2_B <<	DDR_DQ2_B	DDR4_DQ2_B / LPDDR4_DQ2_B	DDR3_DQ18	LPDDR3_DQ3
LPDDR4_DQ3_B <<	DDR_DQ3_B	DDR4_DQ3_B / LPDDR4_DQ3_B	DDR3_DQ19	LPDDR3_DQ4
LPDDR4_DQ4_B <<	DDR_DQ4_B	DDR4_DQ4_B / LPDDR4_DQ4_B	DDR3_DQ20	LPDDR3_DQ5
LPDDR4_DQ5_B <<	DDR_DQ5_B	DDR4_DQ5_B / LPDDR4_DQ5_B	DDR3_DQ21	LPDDR3_DQ6
LPDDR4_DQ6_B <<	DDR_DQ6_B	DDR4_DQ6_B / LPDDR4_DQ6_B	DDR3_DQ22	LPDDR3_DQ7
LPDDR4_DQ7_B <<	DDR_DQ7_B	DDR4_DQ7_B / LPDDR4_DQ7_B	DDR3_DQ23	LPDDR3_DQ8
LPDDR4_DM0_B <<	DDR_DM0_B	DDR4_DM0_B / LPDDR4_DM0_B	DDR3_DM2	LPDDR3_DM0
LPDDR4_DQS0P_B <<	DDR_DQS0P_B	DDR4_DQS0P_B / LPDDR4_DQS0P_B	DDR3_DQS0P	LPDDR3_DQS0P
LPDDR4_DQS0N_B <<	DDR_DQS0N_B	DDR4_DQS0N_B / LPDDR4_DQS0N_B	DDR3_DQS0N	LPDDR3_DQS0N
LPDDR4_DQ8_B <<	DDR_DQ8_B	DDR4_DQ8_B / LPDDR4_DQ8_B	DDR3_DQ24	LPDDR3_DQ18
LPDDR4_DQ9_B <<	DDR_DQ9_B	DDR4_DQ9_B / LPDDR4_DQ9_B	DDR3_DQ25	LPDDR3_DQ19
LPDDR4_DQ10_B <<	DDR_DQ10_B	DDR4_DQ10_B / LPDDR4_DQ10_B	DDR3_DQ26	LPDDR3_DQ22
LPDDR4_DQ11_B <<	DDR_DQ11_B	DDR4_DQ11_B / LPDDR4_DQ11_B	DDR3_DQ27	LPDDR3_DQ23
LPDDR4_DQ12_B <<	DDR_DQ12_B	DDR4_DQ12_B / LPDDR4_DQ12_B	DDR3_DQ28	LPDDR3_DQ15
LPDDR4_DQ13_B <<	DDR_DQ13_B	DDR4_DQ13_B / LPDDR4_DQ13_B	DDR3_DQ29	LPDDR3_DQ17
LPDDR4_DQ14_B <<	DDR_DQ14_B	DDR4_DQ14_B / LPDDR4_DQ14_B	DDR3_DQ30	LPDDR3_DQ20
LPDDR4_DQ15_B <<	DDR_DQ15_B	DDR4_DQ15_B / LPDDR4_DQ15_B	DDR3_DQ31	LPDDR3_DQ21
LPDDR4_DM1_B <<	DDR_DM1_B	DDR4_DM1_B / LPDDR4_DM1_B	DDR3_DM3	LPDDR3_DM2
LPDDR4_DQS1P_B <<	DDR_DQS1P_B	DDR4_DQS1P_B / LPDDR4_DQS1P_B	DDR3_DQS3P	LPDDR3_DQS2P
LPDDR4_DQS1N_B <<	DDR_DQS1N_B	DDR4_DQS1N_B / LPDDR4_DQS1N_B	DDR3_DQS3N	LPDDR3_DQS2N
DDR_ECC_DQ0	DDR4_ECC_DQ7	---	DDR3_ECC_DQ0	
DDR_ECC_DQ1	DDR4_ECC_DQ0	---	DDR3_ECC_DQ1	
DDR_ECC_DQ2	DDR4_ECC_DQ2	---	DDR3_ECC_DQ2	
DDR_ECC_DQ3	DDR4_ECC_DQ1	---	DDR3_ECC_DQ3	
DDR_ECC_DQ4	DDR4_ECC_DQ6	---	DDR3_ECC_DQ4	
DDR_ECC_DQ5	DDR4_ECC_DQ4	---	DDR3_ECC_DQ5	
DDR_ECC_DQ6	DDR4_ECC_DQ3	---	DDR3_ECC_DQ6	
DDR_ECC_DQ7	DDR4_ECC_DQ5	---	DDR3_ECC_DQ7	
DDR_ECC_DM	DDR4_ECC_DM	---	DDR3_ECC_DM	
DDR_ECC_DQS	DDR4_ECC_DQS_P	---	DDR3_ECC_DQS_P	
DDR_ECC_DQS	DDR4_ECC_DQS_N	---	DDR3_ECC_DQS_N	

	DDR4	LPDDR4	DDR3	LPDDR3
DDR4_A0	LPDDR4_CLKP_B	DDR3_A9	---	AC0
DDR4_A1	---	DDR3_A2	---	AC1
DDR4_A2	LPDDR4_A1_A	DDR3_A4	---	AC2
DDR4_A3	LPDDR4_CKE1_A	DDR3_A3	---	AC3
DDR4_A4	LPDDR4_A3_B	DDR3_BA1	---	AC4
DDR4_A5	LPDDR4_A5_B	DDR3_A11	---	AC5
DDR4_A6	LPDDR4_A1_B	DDR3_A13	---	AC6
DDR4_A7	LPDDR4_ODT0_CA_B	DDR3_A8	---	AC7
DDR4_A8	LPDDR4_ODT0_CA_A	DDR3_A6	---	AC8
DDR4_A9	LPDDR4_CLKN_B	DDR3_A5	---	AC9
DDR4_A10	LPDDR4_CKE0_B	DDR3_A10	---	AC10
DDR4_A11	LPDDR4_A0_A	DDR3_A7	---	AC11
DDR4_A12	LPDDR4_A3_A	DDR3_BA2	---	AC12
DDR4_A13	LPDDR4_A0_B	DDR3_A14	---	AC13
DDR4_A14	LPDDR4_A4_A	DDR3_A15	---	AC14
DDR4_A15	CASH	DDR3_A0	---	AC15
DDR4_A16	RASN	DDR3_RASN	---	AC16
DDR4_ACTN	LPDDR4_CKE1_B	DDR3_CASH	---	AC17
DDR4_BA0	LPDDR4_A2_B	DDR3_A1	---	AC18
DDR4_BA1	LPDDR4_A4_B	DDR3_A12	---	AC19
DDR4_BG0	LPDDR4_ODT1_CA_B	DDR3_WEN	---	AC20
DDR4_BG1	LPDDR4_ODT1_CA_A	DDR3_BA0	---	AC21
DDR4_CKE	LPDDR4_CKE0_A	DDR3_CKE	---	AC22
DDR4_CLKP	LPDDR4_CLKP_A	DDR3_CLKP	---	AC23
DDR4_CLKN	LPDDR4_CLKN_A	DDR3_CLKN	---	AC24
DDR4_CS0n	LPDDR4_CS0n_A	DDR3_ODT1	---	AC25
DDR4_CS1n	LPDDR4_CS1n_A	DDR3_CS1n	---	AC26
DDR4_ODT0	LPDDR4_CS1n_B	DDR3_ODT0	---	AC27
DDR4_ODT1	LPDDR4_CS0n_B	DDR3_CS0n	---	AC28
DDR4_RESETh	LPDDR4_RESETh	DDR3_RESETh	---	AC29



Note: Sequences can not be swap

For DDR4/DDR3/LPDDR3 mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR\_RZQ pin and VSS pin


For LPDDR4/LPDDR4x mode, a 120 ohm +/-1% tolerance external resistor must be connected between the DDR\_RZQ pin and DDRPHY\_VDDQ pin

DDR3L = 1.35V	DDRPHY_VDDQ_1
DDR3 = 1.5V	DDRPHY_VDDQ_2
DDR4 = 1.2V	DDRPHY_VDDQ_3
LPDDR3 = 1.2V	DDRPHY_VDDQ_4
LPDDR4x = 1.1V	DDRPHY_VDDQ_5
	DDRPHY_VDDQ_6
	DDRPHY_VDDQ_7
	DDRPHY_VDDQ_8


DDR3L = 1.35V	DDRPHY_VDDQL_1
DDR4 = 1.5V	DDRPHY_VDDQL_2
DDR3 = 1.2V	DDRPHY_VDDQL_3
LPDDR3 = 1.2V	DDRPHY_VDDQL_4
LPDDR4x = 1.1V	DDRPHY_VDDQL_5
	DDRPHY_VDDQL_6

Note: Except DDR3, other DQ sequences can not be swap



# RK3568\_G(OSC/PLL/PMUIO1/2)

**Note:**  
Adjusted the load capacitance according to the crystal specification.



**Note:**  
FLASH\_VOL\_SEL state decided to VCCIO2 domain IO driven by default  
Logic=L: 3.3V IO driven  
Logic=H: 1.8V IO driven


**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Title		
Size	Number	Revision
A4		
Date:	8/12/2024	Sheet of
File:	E:\2024-8-9_RK3568开发板\03_RK3568_0686_BPLL&PMUIO.SchDoc	6




# RK3568\_U(USB3.0/SATA/QSGMII/PCIE2.0 x1)




**Note:**  
 Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

# RK3568\_V(USB2.0 HOST)




# RK3568\_W(PCIE3.0 x2)



Title		
Size	Number	Revision
A4		
Date:	8/12/2024	Sheet of
File:	1:2024-8-9_RK3568开发板(1.05_RK3568)USB3.0/PCIE&SATA PHY.SchDoc	6

# RK3568\_K(VCCIO4 Domain)




# RGMIIO+UART8

**Note:**  
If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present, TXEN will be affected if it defaults to high level need to add a 4.7K resistance to ground

**Note: VCCIO4-IN**  
According to the actual choice of mounted Cannot be mounted at the same time  
**Default:1.8V**  
Select the voltage according to the application



# RK3568\_N(VCCIO7 Domain)



**Note:**  
If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

**Note: VCCIO7-IN**  
According to the actual choice of mounted Cannot be mounted at the same time  
**Default:3.3V**  
Select the voltage according to the application

# RK3568\_O(SARADC/OTP)




**Note: SARADC\_VIN0\_KEY/RECOVERY**  
If there is no Key requirement, two test points must be reserved to facilitate firmware update

It is suggested to reserve a Key to facilitate the development debug

If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.


**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3568\_P(MIPI\_CSI\_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

# RK3568\_M(VCCIO6 Domain)



**Note: VCCIO6-IN**  
Default:1.8V  
Select the voltage according to the application  
According to the actual choice of mounted  
Cannot be mounted at the same time

**Note:**  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REBCLK\_OUT

Attention to the voltage matching


**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input  
Support BT656 YCbCr 422 8bit input  
Support RAW 8/10/12bit input  
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling  
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input  
BT1120 16bit Mode:  
Default: D0-D7 <==> Y0-Y7, D8-D15 <==> C0-C7  
Swap ON: D0-D7 <==> C0-C7, D8-D15 <==> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACx_TXD0	----->	PHYx_TXD0	GMACx_TXD0	----->	PHYx_TXD0
GMACx_TXD1	----->	PHYx_TXD1	GMACx_TXD1	----->	PHYx_TXD1
GMACx_TXD2	----->	PHYx_TXD2			
GMACx_TXD3	----->	PHYx_TXD3			
GMACx_TXEN	----->	PHYx_TXEN	GMACx_TXEN	----->	PHYx_TXEN
GMACx_TXCLK	----->	PHYx_TXCLK			
GMACx_RXD0	<-----	PHYx_RXD0	GMACx_RXD0	<-----	PHYx_RXD0
GMACx_RXD1	<-----	PHYx_RXD1	GMACx_RXD1	<-----	PHYx_RXD1
GMACx_RXD2	<-----	PHYx_RXD2			
GMACx_RXD3	<-----	PHYx_RXD3			
GMACx_RXDV	<-----	PHYx_RXDV	GMACx_RXDV	<-----	PHYx_RXDV
GMACx_RXCLK	<-----	PHYx_RXCLK			
GMACx_RXER	<-----	PHYx_RXER	GMACx_RXER	<-----	PHYx_RXER
GMACx_MDC	----->	PHYx_MDC	GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	----->	PHYx_MDIO	GMACx_MDIO	----->	PHYx_MDIO
ETHX_REFCLOCK_25M	----->	PHYx_XTALIN			
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT125 (Option)	GMACx_MCLKINOUT	<----->	PHYx_XTALIN/REFCLK
GPIO	----->	PHYx_RSTn	GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB	GPIO	<-----	PHYx_INT/PMEB


# RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)



# RK3568\_S(MIPI\_DSI\_TX1)




# RK3568\_T(eDP TX)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3568\_Q(HDMI2.0 TX)



**Note:**  
If common mode inductors are needed, it is recommended to keep 2.2ohm in series to improve the anti-static ability.



# RK3568\_L(VCCIO5 Domain)

U1000


## VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d	AG6	<< GMAC1_INT/PMEB_GPIO2_D0
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d	AD7	<< GMAC1_RSTn_GPIO2_D1
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d	AC8	<< GMAC0_INT/PMEB_GPIO2_D2
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d	AC7	<< GMAC0_RSTn_GPIO2_D3
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CS1_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d	AF5	<< PCIE30X2_CLKREQn_M1
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d	AF6	<< PCIE30X2_WAKEn_M1
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d	AD6	<< PCIE30X2_PERSTn_M1
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SDO0_M2	/ GPIO2_D7_d	AH5	<< PCIE30X2_PRSTn_L_GPIO2_D7
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SDO1_M2	/ GPIO3_A0_d	AH4	<< GPIO3_A0
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d	AB8	<< SPI1_CS0_M1
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d	AE5	<< GPIO3_A2
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_RXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d	AG4	<< I2S3_SCLK_M0
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d	AF4	<< I2S3_LRCK_M0
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SDO_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d	AH3	<< I2S3_SDO_M0
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d	AG3	<< I2S3_SDI_M0
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_DET_M1	/ GPIO3_A7_d	AH2	<< PCIECLKIC_OE_H_GPIO3_A7
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLKO_25M_M0	/ I2S3_SDI_M0	/ SDMMC2_PWRn_M1	/ GPIO3_B0_d	AG2	<< ETH1_REFCLKO_25M_M0
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d	AG1	<< UART4_RX_M1
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d	AF2	<< UART4_TX_M1
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d	AF1	<< I2C5_SCL_M0
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d	AE1	<< I2C5_SDA_M0
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d	AE2	<< GPIO3_B5
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d	AE3	<< GPIO3_B6
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d	AD4	<< UART3_TX_M1
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d	AD2	<< UART3_RX_M1
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SDO2_M2	/ GPIO3_C1_d	AD1	<< SPI1_MOSI_M1
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SDO3_M2	/ GPIO3_C2_d	AA7	<< SPI1_MISO_M1
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d	AC4	<< SPI1_CLK_M1
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d	AC3	<< UART7_TX_M1
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d	AC2	<< UART7_RX_M1

RK3568

VCCIO5\_1  
VCCIO5\_2



**Note: VCCIO7-IN**

According to the actual choice of mounted components, the 10V capacitor cannot be mounted at the same time.

**Default: 3.3V**

Select the voltage according to the application.

**Note:**

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!

**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Title		
Size	Number	Revision
A4		
Date:	8/12/2024	Sheet of
File:	I:\2024-8-9_RK3568开发板\09 RK3568 Dev Board\Interface 2.SchDoc	


# RK3568\_H(VCCIO1 Domain)

U100H


## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3_SDA_M0 / UART3_RX_M0 / CAN1_RX_M0 / AUDIOPWM_LOUT_P / ACODEC_ADC_DATA / GPIO1_A0_u	D18	I2C3_SDA_M0	I2C3_SDA_M0
I2C3_SCL_M0 / UART3_TX_M0 / CAN1_TX_M0 / AUDIOPWM_LOUT_N / ACODEC_ADC_CLK / GPIO1_A1_u	E18	I2C3_SCL_M0	I2C3_SCL_M0
I2S1_MCLK_M0 / UART3_RTSn_M0 / SCR_CLK / PCIE30X1_PERStn_M2 / GPIO1_A2_d	A19		I2S1_MCLK_M0_RK809
I2S1_SCLK_TX_M0 / UART3_CTSn_M0 / SCR_IO / PCIE30X1_WAKEn_M2 / ACODEC_DAC_CLK / GPIO1_A3_d	B19		I2S1_SCLK_TX_M0_RK809
I2S1_SCLK_RX_M0 / UART4_RX_M0 / PDM_CLK1_M0 / SPDIF_TX_M0 / GPIO1_A4_d	F18		GPIO1_A4_d
I2S1_LRCK_TX_M0 / UART4_RTSn_M0 / SCR_RST / PCIE30X1_CLKREQn_M2 / ACODEC_DAC_SYNC / GPIO1_A5_d	A20		I2S1_LRCK_TX_M0_RK809
I2S1_LRCK_RX_M0 / UART4_TX_M0 / PDM_CLK0_M0 / AUDIOPWM_ROUT_P / GPIO1_A6_d	C20		PDM_CLK0_M0_RK809
I2S1_SDO0_M0 / UART4_CTSn_M0 / SCR_DET / AUDIOPWM_ROUT_N / ACODEC_DAC_DATA1 / GPIO1_A7_d	B20		I2S1_SDO0_M0_RK809
I2S1_SDO1_M0 / I2S1_SDI3_M0 / PDM_SDI3_M0 / PCIE20_CLKREQn_M2 / ACODEC_DAC_DATA0 / GPIO1_B0_d	D20		GPIO1_B0_d
I2S1_SDO2_M0 / I2S1_SDI2_M0 / PDM_SDI2_M0 / PCIE20_WAKEn_M2 / ACODEC_ADC_SYNC / GPIO1_B1_d	E20		GPIO1_B1_d
I2S1_SDO3_M0 / I2S1_SDI1_M0 / PDM_SDI1_M0 / PCIE20_PERStn_M2 / GPIO1_B2_d	A21		GPIO1_B2_d
I2S1_SDI0_M0 / PDM_SDI0_M0 / GPIO1_B3_d	B21		I2S1_SDI0_M0/PDM_SDI0_M0_RK809



VCCIO\_ACODEC Default 3.3V



**Note:**

*If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!*

RK3568

**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package

*Rockchip Confidential*

Title		
Size	Number	Revision
A4		
Date:	8/12/2024	Sheet of
File:	I:\2024-8-9_RK3568开发板\10 RK3568 Audio Interface.SchDoc	



