



Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2025-04-25		1: Draft version;	
V1.1	2025-07-17			

RK3576 Ref Block Diagram(Typical Application Case)




Power Tree



Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping


Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V




Power-on Sequence:




MULTI_PHY Path Map

USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1-- PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:
USB2 OTG1 can only be used when
PCIe1/SATA1 is not in use!!!

USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane (Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N

USB OTG1 Application


CASE0: USB2 OTG1




CASE1: USB3.2 GEN1X1 OTG1




PCIE Combo PHY0--PCIE0/SATA0




CASE0: PCIE x 1Lane




CASE1: SATA




PCIE Combo PHY1--PCIE1/SATA1/USB3.2 GEN1X1 OTG1




CASE0: PCIE x 1Lane




CASE1: SATA



CASE2: USB3.2 GEN1X1 OTG1




RK3576 S (Power)




Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


RK3576 T/U/V (GND)



RK3576 E
(PMUIO0/1)



RK3576 R
(SARADC)




BOOT MODE CONFIG

Config Table for SARADC_VINO_BOOT				
Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	100K	11.3K	416	FSPI1->USB
Config3	100K	24.9K	816	FSPI1_M0->EMMC->USB
Config4	100K	43K	1231	FSPI1_M1->EMMC->USB
Config5	100K	68K	1658	FSPI10->UFS->USB
Config6	100K	100K	2048	FSPI1_M0->UFS->USB
Config7	68K	100K	2438	UFS->USB
Config8	43K	100K	2864	UFS->SDMMC0->USB
Config9	24.9K	100K	3279	RFU
Config10	11.3K	100K	3679	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB


 Wuhan Vanxoak Electronics Co., Ltd			
Project:	DshanPI-A1 AI Education V11		
File:	12.RK3576-TypeC/USB		
Date:	Friday, September 05, 2025	Rev:	V1.1
Designed by:	Cao Jun	Reviewed by:	<Checker> Sheet: 12 of 39

RK3576_O (MIPI DCPHY)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3576_P (MIPI DPHY CSI RX)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
u10




RK3576
BGA698_16R1X17R2X1R08



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


DshanPI-A1 AI Education V1 VanxoakIOO		Wuhan Vanxoak Electronics Co., Ltd	
Project:	DshanPI-A1 AI Education V11		
File:	14.RK3576-HDMI/eDP		
Date:	Friday, September 05, 2025		Rev: V1.1
Designed by:	Cao Jun	Reviewed by: <Checker>	Sheet: 14 of 39

RK3576_N (PCIe/SATA/USB3)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_F (VCCIO2)




RK3576_G (VCCIO3)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package


RK3576 J (VCCIO6)



RK3576_H (VCCIO4)






RK3576 I (VCCI05)





Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

LPDDR4/4X



Note:
Sequence: VDD1-VDD2-VDDQ
LPDDR4 LPDDR4X
VDD1: 1.70-1.95 1.70-1.95
VDD2: 1.06-1.17 1.06-1.17
VDDQ: 1.06-1.17 0.57-0.65



eMMC FLASH



[11] eMMC_D0<<>>
[11] eMMC_D1<<>>
[11] eMMC_D2<<>>
[11] eMMC_D3<<>>
[11] eMMC_D4<<>>
[11] eMMC_D5<<>>
[11] eMMC_D6<<>>
[11] eMMC_D7<<>>

[11] eMMC_CMD<<>>




[11] eMMC_CLKOUT<<>>

[11] eMMC_DATA_STROBE<<>>



[11] eMMC_RSTn<<>>



SPI Flash



Encryption




A0	A1	Adress
1	0	0x69
NC	NC	0x68

 Wuhan Vanxoak Electronics Co., Ltd					
Project:	DshanPI-A1 AI Education V11				
File:	20.Flash-SPI Flash/Encryption				
Date:	Friday, September 05, 2025	Rev:	V1.1		
Designed by:	Cao Jun	Reviewed by:	<Checker>	Sheet:	20 of 39


说明:
1) I2C1电平为3.3v
2) 如果I2C多处上拉, R29=R30=NC

[9,36,39] I2C2_SCL_M0<< IIC_SCL
[9,36,39] I2C2_SDA_M0<< IIC_SDA
[36] RTC_32KOUT << R82 22R RTCIC 32KOUT




[9] SARADC_VIN1_KEY/RECOVERY<<
[9] SARADC_VIN0_BOOT<<

RECOVERY



MASKROM



DshanPI-A1 AI Education V1 VanxoakIOQ		Wuhan Vanxoak Electronics Co., Ltd	
Project:	DshanPI-A1 AI Education V11		
File:	21.RTC/MASKROM/RECOVERY		
Date:	Friday, September 05, 2025		Rev: V1.1
Designed by:	Cao Jun	Reviewed by:	<Checker>
Sheet:		21 of 39	

```
[35] 12C1_SDA_M0_RK806 <<-----
[35] 12C1_SCL_M0_RK806 <<-----


[9] PMIC_PWR_CTLSEL <<-----
[9,23] PMIC_PWR_CTLSEL <<-----

[9] PMIC_INT_1 <<-----


[9] RESET_1 <<-----

[23] PMIC_EXT_EN_OUT <<-----

PMON_L <<-----
```



```
Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND
```



The schematic diagram illustrates the power supply section of the XZ9048-5. It features several voltage regulators and their connections to the IC pins:


- VCC2V0_P1D00_83** (Pin 59) is connected to a **0.5A** regulator (SWF:SI01381.0V) and a **0.3A** regulator (SWF:SI01381.0V).
- VCC5V0_819_85** (Pin 64) is connected to a **0.5A** regulator (SWF:SI01383.0V) and a **0.3A** regulator (SWF:SI01383.0V).
- VCC1V1_ND00_83** (Pin 13) is connected to a **0.3A** regulator (SWF:SI01280.75V) and a **0.5A** regulator (SWF:SI01280.75V).
- VCC1V1_ND00_83** (Pin 9) is connected to a **0.5A** regulator (SWF:SI01280.85V) and a **0.3A** regulator (SWF:SI01280.75V).
- VCCA1V8_80_P** (Pin 62) is connected to a **0.5A** regulator (SWF:SI01381.0V) and a **0.3A** regulator (SWF:SI01381.0V).
- VCCA1V8_P1D00_80** (Pin 58) is connected to a **0.5A** regulator (SWF:SI01381.0V) and a **0.3A** regulator (SWF:SI01381.0V).
- VDDA1V2_80_P** (Pin 57) is connected to a **0.5A** regulator (SWF:SI01381.0V) and a **0.3A** regulator (SWF:SI01381.0V).
- VCCA3V3_80_P** (Pin 63) is connected to a **0.5A** regulator (SWF:SI01383.0V) and a **0.3A** regulator (SWF:SI01383.0V).
- VCC10_80_80_P** (Pin 65) is connected to a **0.5A** regulator (SWF:SI01383.0V) and a **0.3A** regulator (SWF:SI01383.0V).
- VDD_0V75_83_P** (Pin 14) is connected to a **0.5A** regulator (SWF:SI01280.75V) and a **0.3A** regulator (SWF:SI01280.75V).
- VDDA_D08_P1L1_80_P** (Pin 12) is connected to a **0.5A** regulator (SWF:SI01280.75V) and a **0.3A** regulator (SWF:SI01280.75V).
- VDDA0V75_N0M1_80_P** (Pin 13) is connected to a **0.5A** regulator (SWF:SI01280.75V) and a **0.3A** regulator (SWF:SI01280.75V).
- VDDA_0V85_80_P** (Pin 10) is connected to a **0.5A** regulator (SWF:SI01280.85V) and a **0.3A** regulator (SWF:SI01280.75V).
- VDDA_0V75_80_P** (Pin 8) is connected to a **0.5A** regulator (SWF:SI01280.85V) and a **0.3A** regulator (SWF:SI01280.75V).

The diagram also shows various capacitors (C232, C233, C234, C236, C238, C241, C243, C247, C248, C250) and their connections to the IC pins. The regulators are labeled with their current ratings (0.5A, 0.3A) and the SWF (SWF:SI01381.0V, SWF:SI01383.0V, SWF:SI01280.75V, SWF:SI01280.85V).


The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
If other interface functions are to be added to the reference schematics, the RK806 LDO distribution must be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

 Wuhan Vanxoak Electronics Co., Ltd	
Project:	DshanPI-A1 AI Education V11
File:	22.Power-PMIC RK806S-5
Date:	Friday, September 05, 2025
Designed by:	Cao Jin
Reviewed by:	<Checker>
Sheet	22 of 39


VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCC3V3_M2




VCC_3V3_S0



LED




POWER




RUN x4

USER KEY



VCC_1V8_S0








VCC_1V8_S0:

休眠状态下断电



VCC_1V8_S3:

休眠状态下保持上电

Power DC IN




RGMII0




RXD[3:1]	Operation Mode
3'b000	UTP <=> RGMII
3'b001	FIBER <=> RGMII
3'b010	UTP/FIBER <=> RGMII
3'b011	UTP <=> SGMII
3'b100	SGMII (PHY) <=> RGMII
3'b101	SGMII (MAC) <=> RGMII
3'b110	UTP <=> FIBER (AUTO)
3'b111	UTP <=> FIBER (FORCE)

CFG_LDO[1:0]	RGMII Voltage Selection
2'b00	External 3.3V
2'b01	Internal 2.5V
2'b10	Internal 1.8V
2'b11	Not Available



DEFAULT PHYADDR = 00000



100M LED1/CFG_LDO0 >> ETH0_LED1 [27]
1000M LED2/CFG_LDO1 >> ETH0_LED2 [27]

RGMI I1

[17] GMAC1_TXCTL_M0 << RGMIH1_TXEN
 [17] GMAC1_TXCLK_M0 << RGMIH1_TXCLK
 [17] GMAC1_TXD0_M0 << RGMIH1_TX0
 [17] GMAC1_TXD1_M0 << RGMIH1_TX1
 [17] GMAC1_TXD2_M0 << RGMIH1_TX2
 [17] GMAC1_TXD3_M0 << RGMIH1_TX3


[17] GMAC1_RXCTL_M0 << R158 22R RGMIH1_RXDV
 [17] GMAC1_RXCLK_M0 << R159 22R RGMIH1_RXCLK
 [17] GMAC1_RXD0_M0 << R160 22R RGMIH1_RX0
 [17] GMAC1_RXD1_M0 << R161 22R RGMIH1_RX1
 [17] GMAC1_RXD2_M0 << R162 22R RGMIH1_RX2
 [17] GMAC1_RXD3_M0 << R163 22R RGMIH1_RX3

[17] GMAC1_MDIO_M0 << RGMIH1_MDIO
 [17] GMAC1_MDC_M0 << RGMIH1_MDC

[17] GMAC1_MCLKINOUT_M0 << R164 22R ETH1_CLK125_NDO





[9] GPIO0_C5_d << R168 100R ETH1_RESET

[9] GPIO0_C7_d << R169 22R ETH1_INTn







RXD[3:1]	Operation Mode
3'b000	UTP <=> RGMII
3'b001	FIBER <=> RGMII
3'b010	UTP/FIBER <=> RGMII
3'b011	UTP <=> SGMII
3'b100	SGMII (PHY) <=> RGMII
3'b101	SGMII (MAC) <=> RGMII
3'b110	UTP <=> FIBER (AUTO)
3'b111	UTP <=> FIBER (FORCE)

CFG_LDO[1:0]	RGMII Voltage Selection
2'b00	External 3.3V
2'b01	Internal 2.5V
2'b10	Internal 1.8V
2'b11	Not Available






DEFAULT PHYADDR = 00000









100M LED1/CFG_LDO0 >> ETH1_LED1 [27]
 1000M LED2/CFG_LDO1 >> ETH1_LED2 [27]


DshanPI-A1			
Wuhan Vanxoak Electronics Co., Ltd			
Project:	DshanPI-A1 AI Education V11		
File:	26.Ethernet RGMII1		
Date:	Friday, September 05, 2025	Rev:	V1.1
Designed by:	Cao Jun	Reviewed by:	<Checker>
Sheet:	26	of	30

RJ45 x2
















SMBCLK	SMBDAT/PWREN#
Pull up 4.7K	SMBDAT
Leave floating	PWREN



USB3.0 x2











Type-C



[16]	RK628D_PWR_EN	3.3V	RR628D Power Control
[16]	RK628D_RESET	3.3V	RR628D Reset
[16]	RK628D_INT	3.3V	RR628D INT
[16,20,30]	I2C_SDA_RK628D	3.3V	
[16,20,30]	I2C_SCL_RK628D	3.3V	RR628D I2C Control
[16,32]	RR628D_Plugin_DET	3.3V	HDMI Plugin DET

Note:
All the power filter capacitors should be placed close to the power pins of RK628D.

HDMI IN Function



Description:

Default state:HDMI_RX_HPD =0, RK628D_Plugin_DET=1.

When connecting the HDMI cable, RK628D_Plugin_DET will be pulled down(RK628D_Plugin_DET=0).

The RK CPU will detect low level(RK628D_Plugin_DET=0), then RK CPU control RK628D by I2C signal,HDMI_RX_HPD/HDMI_RX_PORT_HPD will be set to 1.

MIPI_CSI_TX & I2S_TX

[13,31] RK628D_G0/L1/M1_D0P
[13,31] RK628D_G0/L1/M1_D0N
[13,31] RK628D_G1/L1/M1_D1P
[13,31] RK628D_G1/L1/M1_D1N
[13,31] RK628D_L1/M1_CLKP
[13,31] RK628D_L1/M1_CLKN
[13,31] RK628D_G2/L1/M1_D2P
[13,31] RK628D_G2/L1/M1_D2N
[13,31] RK628D_G3/L1/M1_D3P
[13,31] RK628D_G3/L1/M1_D3N

Description:

Output signal:
RK628D MIPI_CSI_TX

[13,31] MIPI_DPHY_CSI0_RX_D0P/MIPI_CPHY_CSI_RX_TRIO0_B
[13,31] MIPI_DPHY_CSI0_RX_D0N/MIPI_CPHY_CSI_RX_TRIO0_A
[13,31] MIPI_DPHY_CSI0_RX_D1P/MIPI_CPHY_CSI_RX_TRIO1_A
[13,31] MIPI_DPHY_CSI0_RX_D1N/MIPI_CPHY_CSI_RX_TRIO1_C
[13,31] MIPI_DPHY_CSI0_RX_CLKP/MIPI_CPHY_CSI_RX_TRIO1_C
[13,31] MIPI_DPHY_CSI0_RX_CLKN/MIPI_CPHY_CSI_RX_TRIO1_B
[13,31] MIPI_DPHY_CSI0_RX_D2P/MIPI_CPHY_CSI_RX_TRIO2_B
[13,31] MIPI_DPHY_CSI0_RX_D2N/MIPI_CPHY_CSI_RX_TRIO2_A
[13,31] MIPI_DPHY_CSI0_RX_D3P/NO USE [13,31]
[13,31] MIPI_DPHY_CSI0_RX_D3N/MIPI_CPHY_CSI_RX_TRIO2_C

Description:

Connected to the MIPI_CSI_RX of RK CPU.

[16,31] TX_I2S_D0 <-> SA14_SDI_M0 [16,31]
[16,31] TX_I2S_LRCK <-> SA14_LRCK_M0 [16,31]
[16,31] TX_I2S_SCLK <-> SA14_SCLK_M0 [16,31]
[16,31] I2S_MCLK <-> SA14_MCLK_M0 [16,31]

Description:









Output signal:
RK628D I2S_TX

Description:






Connected to the I2S of RK CPU.

MIPI Signal:
Differential routing
Impedance 100ohm



HDMI 2.0





MIPI DSI




MIPI CSI1/2



MIPI CSI3/4



M.2-E Key





Audio Codec



[16] SAI2_LRCK_M0 << SAI1_LRCK_M0
[16] SAI2_SCLK_M0 << SAI1_SCLK_M0
[16] SAI2_SD1_M0 << SAI1_SD00_M0
[16] SAI2_SDO_M0 << SAI1_MCLK_M0
[16] SAI2_MCLK_M0 << SAI1_MCLK_M0

[9] GPIO0_A2_d << HP_DET


[9,34] I2C_SCL_Audio << WM_SCL
[9,34] I2C_SDA_Audio << WM_SDA



Gain=315k/Rin
Rin Close to AW8010AFRCR






7 bit Address:
Addr(CE) = H --> 0x11
Addr(CE) = L --> 0x10




		Wuhan Vanxoak Electronics Co., Ltd	
Project:	DshanPI-A1 AI Education V11		
File:	37.Audio-CODEC		
Date:	Friday, September 05, 2025	Rev:	V1.1
Designed by:	Cao Jun	Reviewed by:	<Checker>
		Sheet:	37 of 39

TF CARD






UART DEBUG




FAN

[9] PWM1_CH0 << FAN_PWM



KEY



DshanPI-A1		Wuhan Vanxoak Electronics Co., Ltd	
Project:		DshanPI-A1 AI Education V11	
File:		38.TF Card/Debug/FAN/KEY	
Date:	Friday, September 05, 2025	Rev:	V1.1
Designed by:	Cao Jun	Reviewed by:	<Checker>
		Sheet:	38 of 39

[illegible]